

WHAT IS CLAIMED IS:

1 1. A method of sampling instructions executing in a multi-threaded
2 processor comprising:
3 selecting an instruction for sampling;
4 storing information relating to the instruction;
5 determining whether the instruction includes an event of interest, the event of
6 interest including information relating to a thread within which the
7 instruction is executing; and
8 reporting the instruction if the instruction includes an event of interest on a
9 per-thread basis.

1 2. The method of claim 1 further comprising
2 providing a register with a bit vector representing a plurality of events of
3 interest; and wherein
4 the determining whether the instruction includes the event of interest further
5 includes comparing the information relating to the instruction to the bit
6 vector to determine whether the information relating to the instruction
7 corresponds to a thread of interest.

1 3. The method of claim 1 wherein the comparing is via at least one of a
2 mask operation or a more expressive operation.

1 4. The method of claim 1 wherein
2 the selecting the instruction is without regard to a thread to which the
3 instruction is bound.

1 5. The method of claim 1 further comprising
2 identifying a thread to which the instruction is bound when the instruction is
3 selected.

1 6. The method of claim 1 further comprising
2 providing filtering criteria on a per-thread basis.

1 7. The method of claim 1 further comprising
2 providing a single set of filtering criteria; and,
3 scheduling sampling among a plurality of threads via software.

1 8. A method of sampling instructions executing in a multi-threaded
2 processor comprising:
3 setting a candidate counter to a number
4 selecting an instruction for sampling;
5 storing information relating to the instruction;
6 determining whether all events for the instruction have occurred;
7 decrementing the candidate counter when all events for the instruction have
8 occurred and when the instruction corresponds to a desired sampled
9 thread;
10 determining whether the candidate counter equals zero; and
11 reporting the instruction when the candidate counter equals zero.

1 9. The method of claim 8 wherein
2 the information relating to the instruction represents an instruction history, and
3 the instruction history includes information relating to at least one of an events
4 value, a program counter value, a branch target address value, an
5 effective memory address value, a latency value, a number in issue
6 bundle value, a number in retire bundle value, a privilege value, a
7 branch history value and a number in fetch bundle value.

1 10. The method of claim 8 wherein
2 the selecting the instruction is without regard to a thread to which the
3 instruction is bound.

1 11. The method of claim 8 further comprising
2 identifying a thread to which the instruction is bound when the instruction is
3 selected.

1 12. The method of claim 8 further comprising
2 providing filtering criteria on a per-thread basis.

1 13. The method of claim 8 further comprising
2 providing a single set of filtering criteria; and,
3 scheduling sampling among a plurality of threads via software.

1 14. A method of sampling instructions executing in a multi-threaded
2 processor comprising:
3 setting a candidate counter to a number
4 selecting an instruction for sampling;
5 storing information relating to the instruction;
6 determining whether all events for the instruction have occurred;
7 determining whether the instruction includes events of interest, the events of
8 interest including whether the instruction corresponds to a desired
9 sampled thread;
10 decrementing the candidate counter when all events for the instruction have
11 occurred and when the instruction includes events of interest;
12 determining whether the candidate counter equals zero; and
13 reporting the instruction when the candidate counter equals zero.

1 15. The method of claim 14 further comprising
2 providing a register with a bit vector representing events of interest; and
3 wherein
4 the determining whether the instruction includes events of interest further
5 includes comparing the information relating to the instruction to the bit
6 vector.

1 16. The method of claim 14 wherein
2 the information relating to the instruction represents an instruction history, and
3 the instruction history includes information relating to at least one of an event
4 value, a program counter value, a branch target address value, an

5 effective memory address value, a latency value, a number in issue
6 bundle value, a number in retire bundle value, a privileged value, a
7 branch history value and a number in fetch bundle value.

1 17. The method of claim 14 wherein
2 the selecting an instruction for sampling is based upon sample selection
3 criteria; and
4 the sample selection criteria include information relating to a desired sampled
5 thread.

1 18. A sampling mechanism for sampling an instruction comprising:
2 sampling logic, the sampling logic determining whether the instruction
3 corresponds to a desired sampled thread;
4 sampling register logic coupled to the sampling logic;
5 instruction history register logic coupled to the sampling register logic, the
6 instruction history register logic storing information relating to the
7 instruction; and,
8 sample filtering and counting logic coupled to the sampling logic.

1 19. The sampling mechanism of claim 18 further comprising:
2 notification logic, the notification logic reporting the information relating to
3 the instruction if the instruction corresponds to the desired sampled
4 thread.

1 20. The sampling mechanism of claim 18 wherein the sampling register
2 logic includes
3 a register with a bit vector representing events of interest; and wherein
4 the sampling logic determines whether the instruction includes events of
5 interest by comparing the information relating to the instruction to the
6 bit vector.

1 21. The sampling mechanism of claim 18 wherein
2 the information relating to the instruction represents an instruction history, and

3 the instruction history includes information relating to at least one of an events
4 value, a program counter value, a branch target address value, an
5 effective memory address value, a latency value, a number in issue
6 bundle value, a number in retire bundle value, a privileged value, a
7 branch history value and a number in fetch bundle value.

1 22. The sampling mechanism of claim 18 wherein
2 the sampling register logic includes a sample selection criteria register storing
3 sample selection criteria; and
4 the sample selection criteria include information relating to a desired sampled
5 thread.